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Abstract— Threshold voltage (VTH) shift due to Bias
Temperature Instability (BTI) is a well-known problem in
SiC MOSFETs that occurs due to oxide traps in the
SiC/SiO2 gate interface. The reduced band offsets and
increased interface/fixed oxide traps in SiC MOSFETs
makes this a more critical problem compared to silicon.
Before qualification, power devices are subjected to gate
bias stress tests after which VTH shift is monitored.
However, some recovery occurs between the end of the
stress and VTH characterization, thereby potentially under-
estimating the extent of the problem. In applications where
the SiC MOSFET module is turned OFF with a negative
bias at high temperature, if the VTH shift is severe enough,
there may be electrothermal failure due to current
crowding since parallel devices lose synchronization during
turn-ON. In this paper, a novel method that uses the
forward voltage of the body diode during reverse
conduction of a small sensing current is introduced as a
technique for monitoring VTH shift and recovery due to BTI.
This non-invasive method exploits the increased body effect
that is peculiar to SiC MOSFETs due to the higher body
diode forward voltage. With the proposed method, it is
possible to non-invasively assess VTH shift dynamically
during BTI characterization tests.
Index Terms— Bias Temperature Instability, SiC MOSFET,
Gate Oxide, Reliability
I. INTRODUCTION
Bias Temperature Instability (BTI) is a well-known
reliability hazard in SiC MOSFETs. Despite the improvements
of the latest generation of SiC power MOSFETs, a survey of
recent literature [1-10] on the subject suggests that it continues
to be a topic of concern for both academia and industry. Two
factors make it a more intractable problem in SiC: first, the
increased density of the traps caused by the presence of carbon
atoms during the oxidation of SiC [11] and second, the reduced
energy band offsets between the SiC semiconductor and the
SiO2 gate insulator [1] (which results from the wider bandgap
of SiC compared to silicon). These traps contribute to reduced
oxide reliability as assessed by time-dependent-dielectric-
breakdown (TDDB) and High Temperature Gate Bias (HTGB)
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stress tests as reported in literature [12].
When the gate of the SiC MOSFET is subjected to a positive
bias, the channel goes into inversion mode where electrons
become the majority carriers in the semiconductor substrate
adjacent to the MOS interface. Hence, the traps capture
electrons and become net negatively charged. This causes an
upward threshold voltage shift, also known as Positive Bias
Temperature Instability (PBTI). Likewise, when the gate of the
SiC MOSFET is subjected to a negative voltage, the channel
goes into majority carrier accumulation hence, the traps capture
holes. This causes a decrease in the threshold voltage, which in
this case is known as Negative Bias Temperature Instability
(NBTI). The magnitude of the threshold voltage shift depends
on the magnitude of the VGS stress, the duration of the stress and
the temperature of the device [1, 6, 10, 13-16], with the latest
SiC MOSFETs from different vendors exhibiting better
performances under BTI than the vintage SiC MOSFETs [15,
17] since the manufacturing processes have improved. When
the gate voltage stress is removed, the traps release the electrons
(in the case of a positive VGS stress test) and holes (in the case
of negative VGS stress test), in a process known as VTH recovery
or trap relaxation [1, 7]. However, it is well known that the VTH
recovery may be incomplete thereby causing a permanent shift
in VTH. It has also been shown by different authors that a gate
voltage of the opposite polarity to the stress voltage can
accelerate VTH recovery [8, 14].
In power electronic converters where the SiC MOSFET is
turned OFF at negative voltages to suppress problems like
short-circuits arising from Miller capacitance induced feedback
(cross-talk) [18], threshold voltage shift can cause catastrophic
failure from loss of current sharing in desynchronized parallel
devices [19]. In high power applications where parallel SiC
MOSFETs are held at a negative VGS with high temperature for
a long time and are suddenly switched ON, unsynchronized
switching caused by variations in VTH drift [1] can cause
destructive failure due to current crowding.
The process of measuring the VTH after stress tests can also
alter the measured VTH, with factors affecting its measurement
including the measurement speed, bias interruption and stress
reapplication [3, 13]. The VGS sweep direction also has an
impact on the measured VTH and defines a phenomenon called
threshold voltage hysteresis in SiC MOSFETs [1]. Traditional
J. Ortiz González and O. Alatise are with the School of Engineering,
University of Warwick, CV4 7AL, Coventry, UK. (e-mail: j.a.ortiz-
gonzalez@warwick.ac.uk, o.alatise@warwick.ac.uk)
A Novel Non-Intrusive Technique for BTI
Characterization in SiC MOSFETs
J. Ortiz González, Member, IEEE, O. Alatise
This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication.
The final version of record is available at  http://dx.doi.org/10.1109/TPEL.2018.2870067
Copyright (c) 2018 IEEE. Personal use is permitted. For any other purposes, permission must be obtained from the IEEE by emailing pubs-permissions@ieee.org.
IEEE Transactions on Power Electronics 2
reliability tests like high temperature gate negative bias may not
pick this up since some recovery of the VTH shift may occur
between the instant when the stress test ends and when the
characterization occurs [2, 20]. This is not detected in the
current reliability tests. Hence, new non-intrusive methods of
monitoring the true VTH shift without altering it are required to
properly characterize VTH instability from BTI in SiC
MOSFETs. This topic is currently under review by a new
JEDEC committee formed in September 2017, the JC-70 Wide
Bandgap Power Electronic Conversion Semiconductors
committee [21].
In this paper, a novel method of assessing VTH shift from BTI
in SiC MOSFETs is introduced. This method captures VTH shift
after the stress is removed and is able to monitor the change of
VTH during the relaxation phase. It relies on measuring the
forward voltage of the body diode while it is conducting a
sensing current in 3rd quadrant operation. Section II explains the
theory behind the proposed method while section III presents
experimental results of BTI in SiC MOSFETs as well as the
relationship between the 3rd quadrant characteristics and the VTH
shift. The method for characterization of VTH shift due to BTI is
presented in section IV and section V concludes the paper.
II. BODY EFFECT AND THRESHOLD VOLTAGE IN SIC
MOSFETS
The method proposed here relies on using the relationship
between the body diode forward voltage and the threshold
voltage in SiC power MOSFETs. The cross-section of a typical
planar MOSFET is shown in Fig. 1. During reverse conduction
using the body diode, the gate and source are normally shorted
as shown in Fig. 1. The physical drain becomes the electrical
source and the physical source becomes the electrical drain.
Hence, as electrons move from the physical drain to the
physical source, the forward voltage of the PN junction causes
a negative voltage in the channel/body with respect to the gate
thereby lowering the threshold voltage and causing
subthreshold conduction through the channel. This
phenomenon is known as the body effect [22-24] and it is more
pronounced in SiC MOSFETs compared to silicon MOSFETs
because the forward voltage of the SiC MOSFET body diode is
higher due to the lower intrinsic carrier concentration, which in
turn is due to the wider bandgap in SiC [25].
Equation (1) is the standard equation for the voltage drop
(VF) across a PiN diode conducting a current density of JT [25]
where T is the temperature, k is the Boltzmann’s constant, d is
half the width of the drift layer, q is the elementary charge, Da
is the diffusion coefficient, ni is the intrinsic carrier
concentration and F is a complex function depending on the
relationship between d and the ambipolar diffusion length La.
   = 2           2                 (1)
In a MOSFET with potential conduction through the channel
due to the body effect, the current density through the body
diode JPiN is determined by a current divider between the MOS
channel resistance (RCH) and the PiN diode sub-threshold
resistance (RPiN) which can be expressed using (2).
     =        +         (2)
The MOS channel resistance is given by (3) [25]. The
equation for the MOS channel resistance is only valid if VGS is
greater than VTH. L is the channel length, W is the width of the
channel, μ the mobility of electrons, COX the gate oxide
capacitance density, VGS the applied gate-source voltage and
VTH is the threshold voltage.
    =       (    −    ) (3)
During 3rd quadrant operation, if there is no channel
conduction (assuming VGS is less than VTH), the source-drain
voltage VSD is equal to the voltage across the PiN diode as
defined by (1). However, if VGS becomes larger than VTH (due
to a negative channel voltage) VSD falls as a result of a reduction
in the current through the body diode since some current flows
in the MOS channel. The 3rd quadrant forward voltage can now
be expressed using (4).
    = 2                +          2                 (4)
In silicon power MOSFETs during 3rd quadrant body diode
conduction, VSD is usually much smaller than VTH, hence, RCH is
much larger than RPiN, meaning that RCH/(RCH + RPiN) = 1.
However, in SiC MOSFETs, because VSD is larger and VTH is
typically smaller, RCH/(RCH + RPiN) < 1, thereby causing VSD to
reduce due to MOS channel conduction in the 3rd quadrant.
Fig. 2(a) shows the measured 3rd quadrant characteristics for
a silicon MOSFET and 4 different SiC MOSFETs (2 planar and
2 trench devices), measured at ambient temperature (22 °C)
using a curve tracer model 371B from Tektronix. It can be seen
in Fig. 2(a) that the body diode forward voltage (VSD) is higher
for the SiC MOSFETs. Fig. 2(b) shows the measured gate
transfer characteristics of the devices where the threshold
voltage can be extracted using a method defined in [26]. With
different available methods for measuring VTH, the current-to-
square-root-of-transconductance has been selected. The
advantages of this method are that it avoids the dependence of
the extracted value on parasitic series resistance and mobility
degradation. Comparisons of VTH extraction using different
methods are presented in [26, 27].
Fig. 3(a) shows the measured body diode forward voltage
Fig. 1. Cross-section of a planar MOSFET cell. Gate and source terminals
shorted. Adapted from [22]
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(VSD) at low current (50 mA) as a function of the VGS applied
during measurement. This voltage was measured using a digital
multi-meter model HMC8012 from Hameg. Fig. 3 shows that
in the case of the evaluated silicon MOSFET, the measured
body diode forward voltage is independent of VGS. It remains at
roughly 0.5 V. However, in the SiC power MOSFETs, the
absolute value of the measured body diode VSD increases with
the absolute value of the VGS negative bias. As shown in
equations (1) to (3), this is due to MOS channel inversion
resulting from the coupling between the body diode voltage
drop and the gate i.e. the voltage drop across the PN body diode
during 3rd quadrant conduction causes a negative voltage in the
p-body with respect to the gate thereby causing some
subthreshold current. The overall effect causes a reduction in
the absolute value of VSD since there are 2 current flow paths
(the body diode and the MOS channel). This effect does not
occur in the evaluated silicon devices because of the low VSD in
the 3rd quadrant and can potentially be minimized in devices
with high threshold voltages.
Fig. 3(b) shows the measured VTH and VSD for different 600
V, 900 V and 1200 V silicon and SiC planar and trench
MOSFETs. It can be seen from Fig. 3(b), that the larger the
difference is between VTH and VSD, the less pronounced the body
effect is. The low VSD in the evaluated silicon power MOSFET
suppresses the body effect while the large VSD in SiC makes it
visible. The proposed method for BTI characterization relies on
the relationship between VSD and VTH which is developed in
sections III and IV of the paper.
Since the low-current VSD is a well-known TSEP, before
introducing the BTI characterization technique, it is important
to first analyze the impact of the body effect on VSD as a TSEP.
Since the VSD of a PiN diode is the sum of the PN junction
voltage and the voltage drop across the voltage blocking drift
layer, the temperature coefficient of VSD depends on the current
flowing through the diode. At high currents, the VSD has a
positive temperature coefficient due to the increase in drift layer
resistance with temperature while at low currents VSD has a
negative temperature coefficient due to increasing carrier
density with temperature at the PN junction. The intersection
point between the positive and negative temperature
coefficients is the called the zero-temperature-coefficient
(ZTC) point and is where the increase in carrier density with
temperature at the PN junction is counterbalanced by the
increase in the drift layer resistance with temperature. Due to
the body effect in SiC MOSFETs, the temperature dependency
of the VSD will depend on both the negative temperature
coefficient of the PN junction (at low currents) and the negative
temperature coefficient of the threshold voltage of the MOS
channel. Both mechanisms are affected by the increase in the
intrinsic carrier concentration due to bandgap narrowing as the
temperature increases. Since the p-doping that forms the anode
of the intrinsic body diode is typically different from the p-
doping of the MOS channel (which is set by the manufacturer
according to the target threshold voltage), the two temperature
characteristics may differ however both are negative in the
sense that the voltages reduce with increasing temperature. In
the case of the threshold voltage, the temperature coefficient
also depends on the oxide thickness as shown in (5) [28]. ΨB is
the potential difference between the Fermi level and the
intrinsic Fermi level, cOX is the specific gate oxide capacitance,
εSiC is the dielectric constant of silicon carbide, NA the doping
density, q the electron charge and Eg(0) the band-gap energy at
T=0 K.
(a)
(b)
Fig. 2. (a) Third quadrant characteristics for different silicon and SiC
MOSFETs, (b) Gate transfer characteristics for different silicon and SiC power
MOSFETs
(a)
(b)
Fig. 3. (a). Measured VSD as a function of negative gate bias, (b) Measured
VTH and VSD from different silicon and SiC MOSFETs
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Fig. 4 shows an equivalent circuit highlighting the current
divider between the body diode (PN junction) and the MOS
channel. The overall temperature coefficient of VSD in SiC
MOSFETs depends on the temperature coefficient of the two
components depending on which is dominant. To separate the
observable impact of these 2 mechanisms on VSD as a TSEP, the
temperature characteristics of the body diode forward voltage
(VSD vs temperature) were extracted under two conditions, one
without the body effect present (VGS = -10 V) and the other with
the body effect present (VGS = 0 V).
When the VSD vs temperature characteristics is extracted at
VGS= -10 V, the channel is fully closed hence there is no MOS
channel subthreshold conduction, no body effect and no current
divider in Fig. 4 i.e. all the current flows through the diode. In
this case, the measured VSD is the forward voltage of the PN
junction and its temperature characteristics are determined
solely by the negative temperature coefficient of the PN
junction voltage below the ZTC point. When the VSD vs
temperature characteristics are extracted at VGS=0 V, the body
effect is present and there is a current divider between the MOS
channel and the body diode. In this case, the temperature
coefficient of the threshold voltage as defined by (5) plays a
role depending on which mechanism between the PN junction
and the MOS channel is dominant in temperature sensitivity.
By comparing the temperature coefficient of the VSD vs
temperature characteristics under both conditions, it is possible
to decouple the temperature sensitivity of the two
aforementioned mechanisms (the VTH temperature coefficient
and PN junction temperature coefficient [29]). This is what is
done in Fig. 5. Fig. 5 presents the measured VSD at 50 mA for a
36 A/900 V planar SiC MOSFET and a 39 A/650 V Trench SiC
MOSFET at VGS=0 and VGS =-10 V.
In Fig 5(a), for the 900 V SiC planar MOSFET, the
temperature sensitivity of VSD reduces from -3.1 mV/°C at VGS=
-10 V (no body effect) to -2.4 m V/°C at VGS=0 V (body effect
present). On the other hand, the opposite trend can be observed
in the case of the 650 V SiC trench MOSFET shown in Fig.
5(b), where the temperature sensitivity of VSD increases from -
1.9 mV/°C (no body effect) to -2.5 mV/°C (body effect present).
Since the temperature sensitivity of VTH depends on the channel
doping and oxide thickness as shown in (5) and different
manufacturers using different fabrication processes will have
different parameters, it is difficult to predict the overall
characteristics using analytical equations especially since they
will vary between planar and trench devices. The
recommendation for device technologists using VSD as a TSEP
would be to thoroughly characterise its temperature sensitivity
over a range of VGS and currents to better understand the specific
characteristics peculiar to the device under investigation and to
ensure that there is no body effect during VSD measurements.
III. BTI MEASUREMENTS IN SIC MOSFETS
A. Impact of BTI on the transfer and third quadrant
characteristics
The physics of both negative and positive threshold voltage
shifts from NBTI and PBTI is relatively well understood in
silicon and SiC MOSFETs as detailed in several papers [1-10].
Hence, what this paper investigates is the relationship between
VTH and VSD for devices that have undergone HTGB stresses,
and how measuring VSD can be used to characterize VTH shift
from BTI. Using the experimental set-up shown in Fig. 6, SiC
MOSFETs have been subjected to accelerated positive and
negative gate oxide stresses.
After the gate stress phase, the gate transfer and 3rd quadrant
characteristics were measured using a curve tracer Tektronix
371B at ambient temperature (22 °C), following a 16-hour
period to allow time for relaxation/recovery. During relaxation
phase, the gate and source are shorted (VGS =0 V).
The devices were stressed in four stages of HTGB stress with
each stage comprising of 30 minutes at a defined stress voltage
and a junction temperature of 150 °C, which is the maximum
operating junction temperature of the selected device. This
temperature is limited by the conventional packaging used and
not by the material properties of SiC, which allow operating
temperatures above 500 °C [30]. The operating temperature is
application dependent with some applications like automotive
systems having ambient temperatures as high as 140 °C [30].
There is increasing interest in high temperature electronics,
hence ambient temperatures higher than 150 °C are expected
[30]. This fact makes the characterization of BTI of SiC
MOSFETs more critical.
The stress voltage was progressively increased during the
four stages, as summarized in Table I. The objective of these
highly accelerated stress tests was to degrade the gate oxide for
evaluating the effectiveness of the proposed characterization
method and not for lifetime evaluation which has been covered
Fig. 4. Temperature sensitive elements affecting the on-state voltage of the
body diode of a MOSFET (VSD)
(a) (b)
Fig. 5. (a) VSD as a function of temperature for a SIC D MOSFET. ISD=50
mA (b) VSD as a function of temperature for a SIC U MOSFET. ISD =50 mA)
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in other studies like [8, 15]. The device evaluated in this paper
was the planar SiC MOSFET where the body effect was more
apparent, i.e. the 900 V planar SiC MOSFET.
The results of the NBTI and PBTI measurements are shown
in Fig. 7 and Fig. 8 respectively. As can be seen from Fig. 7(a),
the negative gate bias stress test has caused the threshold
voltage to reduce due to positive charge trapping from tunneling
currents. This is evident from the leftward shift of the transfer
characteristic after each stress period that has caused a
concomitant reduction in the 3rd quadrant VSD measured at
VGS=0 V, as shown in Fig. 7(b). With a lower threshold voltage,
the body effect becomes more pronounced, hence, the increased
sub-threshold current causes a lower VSD. The reverse occurs in
the case of PBTI, where an increased in the VTH (rightward shift
in the transfer characteristic) is seen in Fig. 8(a) and a
concomitant increase in the magnitude of the VSD is seen in Fig.
8(b). As a result of this, using the 3rd quadrant characteristic, it
is possible to detect VTH shift due to BTI.
B. Considerations for condition monitoring
Condition monitoring is increasingly of interest to academic
and industrial researchers as a tool for in-situ operational
management [31]. An option mentioned by different authors is
the use of Temperature Sensitive Electrical Parameters (TSEPs)
[32, 33] for detecting the degradation of the packaging of the
device. Different researchers have cited the use of the MOSFET
body diode conduction characteristics as a TSEP since there is
a well-known temperature dependence of the forward voltage,
for example in [34, 35]. As it is a widely used TSEP, it is
important to evaluate how the stress of the gate oxide will affect
its accuracy as temperature indicator.
The temperature dependence of the VSD at low currents has
been measured for the evaluated SiC MOSFETs subjected to
both positive and negative HTGB stress tests. Fig. 9(a) shows
the VSD vs temperature characteristics at VGS = 0 V and -4 V,
measured at different stages of oxide degradation (shown in
table I) for positive HTGB while Fig.9(b) shows the
Table I. High temperature gate bias stresses for evaluation of BTI
Device A
(Negative HTGB)
Device B
(Positive HTGB)
Stress 1 -25 V, 150 °C, 30 minutes 25 V, 150 °C, 30 minutes
Stress 2 -25 V, 150 °C, 30 minutes 28 V, 150 °C, 30 minutes
Stress 3 -30 V, 150 °C, 30 minutes 30 V, 150 °C, 30 minutes
Stress 4 -30 V, 150 °C, 30 minutes 32 V, 150 °C, 30 minutes
(a)
(b)
Fig. 6. (a) Picture of the experimental set-up for stressing and characterizing
BTI, (b) Schematic of the set-up for the gate stress, recovery/relaxation phase
and characterization of VSD as TSEP
(a)
(b)
Fig. 7. (a) Gate transfer characteristics showing VTH reduction from NBTI, (b)
Third quadrant characteristics showing VSD shift from NBTI
(a)
(b)
Fig. 8. (a) Gate transfer characteristics showing VTH increase from PBTI, (b)
Third quadrant characteristics showing VSD shift from PBTI
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measurements for the negative HTGB tests. The current used
for this characterization is ISD= 50 mA and the temperature of
the device was set using a small DC heater attached to the
device. Comparing Fig. 9(a) and Fig. 9(b), it is observed that
the impact of PBTI on the VSD is apparently not as pronounced
as NBTI. Looking at Fig. 9(a), the VSD increases with positive
gate voltage stress (over all temperatures) due to a rise in VTH.
However, comparing Fig. 9(a) and 9(b), the observable stress
induced shift in VSD is less apparent as the absolute value of VGS
increases from 0 V to -4 V.
At VGS = 0 V, VSD shifts by +75 mV between the unstressed
device and the device that has undergone the 4 stages of positive
HTGB stress as detailed in table I. At VGS = -4 V, the shift in
VSD between the unstressed and stressed device can be
considered equal to 0. In the case of NBTI, at VGS=0, the shift
of VSD is -490 mV, while at VGS = -4 V the average shift is -177
mV, with the shift being more apparent at lower temperatures
than at high temperatures.
During the characterization of VSD, negative voltages were
applied to the gate-source for determining the TSEP
characteristics (namely VGS=-4 V). In the case of the negative
HTGB stress, this voltage does not compensate the initial VTH
shift caused during the stress. However, in the case of the
positive HTGB, the negative gate voltage applied during the
characterization sequence partially compensates the VTH shift
[8, 14]. Figure 10(a) shows the measured VSD (at VGS=0 V) as a
function of temperature during the different stages of the
positive HTGB stress before applying the negative voltage for
TSEP characterization. Fig. 10(b) shows the measured VSD (at
VGS=0 V) as a function of temperature after applying the
negative voltage for TSEP characterization. It can be seen from
Fig. 10(b) that the application of the negative gate voltage has
partially corrected the VSD shift caused by PBTI.
An important observation, from the results shown in Fig. 10,
which has implications from the application and qualification
point of view is that the technique used for determining the VTH
shift will have an impact on the measured VTH shift and the
instantaneous threshold voltage shift can be higher than the
measured one. In other words, the process of measuring VTH
shift can potentially under-estimate the problem and this is
more critical for SiC given the reduced reliability of the oxide.
The results presented in Fig. 9 have two implications from
the point of view of condition monitoring. Firstly, the
degradation of the gate oxide can affect the accuracy of VSD as
a TSEP as was already mentioned in [36], especially if it is
measured at VGS=0. Biasing the device at negative voltage
minimizes the impact of the threshold voltage shift and the body
effect on the temperature sensitivity of VSD [35, 37, 38],
however the impact of biasing the device at a negative voltage
could be adverse on the reliability of the gate oxide. The change
in VTH can also affect other TSEPs like the turn-ON dI/dt [39]
and the threshold voltage itself [24]. Secondly, if the
temperature of the device can be determined using a different
technique, then the health/condition of the oxide can be
ascertained from the measured VSD. This can be particularly
useful as a method for assessing the threshold voltage shift/gate
oxide condition in applications where a standby period allows
the devices to settle at high ambient temperature with negative
gate voltages.
During the stress/characterization tests, the transfer
characteristics were measured at ambient temperature, hence
the threshold voltages at ambient temperature can be extracted.
Fig. 11 presents the measured VSD as a function of the extracted
threshold voltage caused by NBTI and PBTI. Regarding the
extraction of the threshold voltages, as mentioned in the
introduction, it is important to mention that the measuring
method can affect the accuracy of the measured VTH, especially
for characterizing the instantaneous VTH shift due to BTI [3, 13].
For the tests performed here, the objective was characterizing a
more permanent VTH shift after the accelerated stress test to
obtain a relationship between VSD and VTH. The measuring
sequence for extraction is given below:
1. After the BTI stress test, sufficient time (16 hours) is
allowed for the recovery to complete, at VGS=0. The
objective was to characterize the non-recoverable shift,
which can be considered stable during the characterization
sequence
2. Characterization of VSD with a curve tracer Tektronix 371B
at VGS=0V and ambient temperature (22 °C)
3. Characterization of the IDS vs VGS (gate transfer)
characteristics using a curve tracer Tektronix 371B, to
extract VTH using the current-to-square-root-of-
transconductance-ratio method [26]. Positive sweep
direction and ambient temperature (22 °C).
4. TSEP characterization with 50 mA sensing current i.e. VSD
vs temperature with VGS=0V, -2V and -4V. VSD measured
with a multimeter Hameg HMC8012.
In the case of PBTI, the values of VSD used in Fig. 11 are the
values measured in the initial characterization, before the
(a) (b)
Fig. 9. (a) VSD vs. temp for SiC MOSFETs under PBTI (ISD=50 mA, VGS=0
V and VGS= -4 V) (b) VSD vs. temp for SiC MOSFETs under NBTI, (ISD=50
mA, VGS=0 V and VGS= -4 V)
(a) (b)
Fig. 10. Impact of the negative bias during characterization on PBTI. (a)
Initial characterization (b) After applying a negative gate bias
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application of the negative voltage. Analyzing Fig. 11, in the
case of PBTI, it can be clearly observed that during the
characterization of VSD at VGS= -4 V, the threshold voltage shift
is not observed as the body effect is minimized. This does not
happen in the case of NBTI, as the negative voltage used during
characterization does not compensate the VTH shift caused
during the stress. The VTH reduction makes the body effect
apparent at VGS=-4 V, hence a more negative VGS would be
required to fully cut-off the channel.
The impact of the body effect and the negative VGS bias can
also be analyzed from the results in Fig. 11. For the NBTI
measurements, at VGS=0, the VSD/VTH coefficient is 0.55 V/V,
and at VGS=-4V, it is 0.29 V/V. For the PBTI measurements, at
VGS=0 the VSD coefficient can be considered the same as that of
NBTI, however at negative VGS values, the shift in VTH and its
impact on VSD is compensated during the characterization
procedure.
To remove device-to-device variation, normalized VTH as a
function of normalized VSD (at VGS=0 and an ambient
temperature of 22 °C) have been calculated and plotted in Fig.
11(b). The relationship between the normalized VSD and VTH is
given by (7) and can be used as the calibration characteristic for
VTH monitoring using VSD.
   ,           = 1.02 ∙    ,           − 0.02 (7)
The relationship between VTH and VSD determined in this
paper is experimental. Modelling of the body effect, which
requires knowledge of the manufacturing parameters like
channel doping, active area, cell pitch and oxide thickness is
considered beyond the scope of the study presented in this
paper. Further studies of the body effect are presented in [40],
where its impact on the reverse recovery and dynamic
avalanche is studied, in [41], where the body effect is analyzed
for 10 kV SiC MOSFETs, and [42], where initial studies for an
analytical model of the channel conduction in the 3rd quadrant
are presented.
IV. NOVEL CHARACTERIZATION TECHNIQUE OF BTI IN SIC
MOSFETS
As was mentioned in the previous section, the use of the
forward voltage of the body diode during reverse conduction of
a low current is a well-known TSEP [24, 34]. It can be used for
detecting degradation of the thermal impedance of power
modules, based on the increase of the junction temperature due
to the increased thermal resistance [33]. Capturing the cooling
transient enables the ability of detecting the degraded elements
of the packaging [43]. The method presented in this paper is
similar in that it uses a sensing current to measure the forward
voltage of the body diode during 3rd quadrant operation. The
relationship between the 3rd quadrant forward voltage and the
threshold voltage is then used to monitor VTH shift and
relaxation during positive and negative gate bias stress tests.
The test setup used for evaluating this characterization method
is shown in Fig. 12(a) and a simplified electrical schematic is
shown in Fig. 12(b). A gate driver with adjustable supply
voltages is used for stressing the gate oxide of the Device Under
Test (DUT) at positive and negative gate voltage stresses. The
pulse is generated using a Tektronix waveform generator model
AFG3022C, a current ISD of 50 mA flows through the MOSFET
while the 3rd quadrant VSD is measured using a differential probe
model TA043 from Pico Technology and a Tektronix
oscilloscope model TDS5054B.
In the circuit shown in Fig. 12(b), the sensing current ISD
flows continuously through the MOSFET during the gate stress
and relaxation phases while the body diode forward voltage VSD
is measured. During the gate stress phase, VSD will depend on
VGS while during the relaxation phase, VSD will depend on VTH.
The linear relationship between VSD and VTH shown in Fig. 11
is used to monitor the transient behavior of VTH during the
relaxation phase. For a sensing current ISD of 50 mA, the results
for NBTI and PTBI characterization of both Si and SiC
MOSFETs are shown in Fig. 13.
(a)
(b)
Fig. 11. (a) VSD as a function of threshold voltage VTH during both PBTI and
NBTI, (b) Normalized VTH as a function of the normalized VSD (measured at
I=50 mA)
(a)
(b)
Fig. 12. (a) Experimental setup for characterization of BTI using the body
diode (b) Electrical schematic of the test circuit
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In the case of PBTI evaluation, as shown in Fig. 13(a), the
gate stress voltage was VGS,stress= 17 V and the gate
recovery/relaxation voltage was VGS,rec=0 V. At VGS=0 V, the
MOSFET is OFF hence, the current ISD flows through the body
diode, resulting in a VSD voltage of approximately 0.5 V for the
Si MOSFET and 1.4 V for the SiC MOSFET (lower than the
nominal voltage of a PiN diode due to the body effect, as
described previously in section II). During PBTI evaluation,
when the device is turned ON at time t=4 s the current ISD flows
through the channel, hence the voltage VSD depends on the ON-
state resistance of the MOSFET meaning its value is low, for
both Si and SiC MOSFETs. At time t= 14 s, when gate voltage
is set again to 0 V, the sensing current ISD is commutated to the
body diode thereby causing VSD to rise to the initial value in the
case of the silicon MOSFET and to a value higher than the
initial value in the SiC MOSFET.
The difference between the nominal initial value and the peak
value is caused by the positive shift of VTH and its impact on the
body effect. This peak VSD value is followed by an exponential
decay due to the threshold voltage recovery. This is not
observable in the silicon MOSFET, not because there is no VTH
shift, but because there is no body effect in the evaluated silicon
MOSFET. Fig. 13(a) shows the normalized VTH shift and
recovery for PBTI calculated using (7).
Fig. 13(b) shows the NBTI characterization, where the stress
is VGS,stress= -16 V and VGS,rec = 0 V is used for the
relaxation/recovery phase. In the case of the Si MOSFET, VSD
is independent of VGS since the body effect is suppressed. In the
case of the SiC MOSFET, during the stress phase, the channel
is in accumulation (highly non-conductive) and VSD increases to
a higher value, (around 2.7 V, corresponding to a SiC PiN diode
forward voltage) as was shown in section II. After the stress
phase, VGS is set to 0 V, in the relaxation phase. In the case of
the SiC MOSFET, VSD returns to a value below the pre-stress
value, because of the reduction of VTH and its impact on the
body effect. Similar to PBTI, the initial lower peak is followed
by the subsequent recovery after the stress has been removed.
Fig. 13(b) shows the normalized VTH calculated using (7), where
the VTH shift and recovery can be observed for NBTI.
This method of characterizing BTI in SiC MOSFETs is based
on the body effect and its impact on the 3rd quadrant
characteristics. Hence, if the objective is to observe the VTH shift
and recovery using the 3rd quadrant VSD, then it is advised to set
VGS= 0 V during the recovery phase, as the impact of the body
effect is more apparent. Using a negative VGS will disguise the
VTH shift under positive HTGB stress tests. This is shown in Fig.
14, where the stress voltage VGS,stress is 22 V and the voltage
used during the recovery/characterization phase is VGS,rec= -10
V. In Fig. 14, no VTH shift is evident because the negative bias
during recovery masks the shift.
For both PBTI and NBTI, using a suitable VGS voltage during
(a) (b)
Fig. 13. (a) Evaluation of PBTI using the proposed method. VGS,stress= 17 V, VGS,rec=0 V, pulse duration 10 seconds, T=22 °C and ISD=50 mA, (b) Evaluation of
NBTI using the proposed method. VGS,stress= -16 V, VGS,rec=0 V, pulse duration 10 seconds, T=22 °C and ISD=50 mA
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reverse conduction of a small current, the difference between
the pre-stress VSD and the post-stress VSD is indicative of the
threshold voltage shift. The advantage of using the VSD to
monitor the VTH is the fact that VTH shift and recovery can be
assessed in-situ without interfering with the physical
mechanisms in action i.e. NBTI and PBTI can be assessed
without directly measuring the threshold voltage. The
exponential recovery of VSD to its pre-stress value is indicative
of the recovery of the threshold voltage to its pre-stress value,
hence the recovery time can be characterized using this
technique in a non-intrusive way.
The heater used for the TSEP characterization in section III
was attached to the device, thereby adding thermal mass and
acting as a heatsink in this case, hence the temperature can be
monitored during the tests to verify the impact of self-heating
during the stress tests. Given that both VSD and VTH are affected
by temperature, it is important to ensure that the measurements
of VTH shift are due solely to BTI and not self-heating due to the
measurement set-up. Since the sensing current used in VSD
characterization can cause some self-heating, it is important to
quantify its impact and ensure it does not cause error in
ascertaining the VTH shift. During the stress phase of the PBTI
measurements, self-heating can be neglected for any sensing
current (ISD) level due to the very low dissipated power (VSD·ISD)
since the VSD is low at the ON-state voltage of the device. For
example, under PBTI stressing, a sensing current of 50 mA and
a VSD of 3 mV leads to a dissipated power of 150 µW which
given the heatsink used caused a case temperature change
(∆TCASE) of 0.05°C. However, during the stress phase of the
NBTI measurements, with the sensing current of 50 mA and
with the VSD at 2.7 V, the dissipated power due to the self-
heating of the device is estimated at 135 mW, which results in
a temperature change of 0.1°C given the heatsink used. For both
PBTI and NBTI, there can also be self-heating during the
relaxation period. Hence by ensuring an adequate heatsink was
used during the BTI stresses, the experimental measurements in
VTH shift due to BTI were not affected by self-heating since the
junction and case temperature rise was negligible i.e. a junction
temperature rise of 0.1 °C corresponds to a VSD shift of -240 µV
according to the calibration curve shown in Fig. 5(a) which
when compared to VSD shifts due to BTI in Fig. 13, which is in
the range of several tens of mV, can be considered insignificant.
Fig. 15 shows experimental measurements of the case
temperatures during typical NBTI and PBTI stress cycles. The
temperatures were logged using a thermocouple data logger
TC-08 from Pico Technology, which measured the case
temperature of the device. This has been done for a series of
stress pulses using a long recovery time and the results are
shown in Fig 15(a) and Fig. 15(b), for PBTI and NBTI stress
tests of 15 V and -16 V respectively. The stress duration is 10 s
and the monitored time was 100 s, using a sensing current ISD
of 50 mA.
During NBTI stresses, VSD can be used as TSEP, thereby the
self-heating during the stress phase can be verified using the
calibration curve shown in Fig. 5. This is possible given that for
both -10 V (calibration) and -16 V (stress) the calibration curve
of VSD as TSEP is the same as there is no channel conduction,
as described in section II. The gate stress voltage and VSD
(TSEP) during the NBTI stress are shown in Fig. 16. When the
channel is fully closed, the temperature sensitivity of VSD is -3.1
mV/°C, hence the measured ∆VSD of -0.8 mV corresponds to a
junction temperature increase ∆Tj during the stress equal to 0.26
°C.
The impact of the self-heating for this short evaluation pulse
can be considered negligible but longer stress pulses could
require further measures, like reducing the sensing current ISD
or an improved cooling system.
Fig. 14. Impact of the gate voltage used on the body effect.
Gate voltage of -10/+22V
(a) (b)
Fig. 15. (a) Evaluation of the self-heating during PBTI evaluation. VGS,stress= 15 V, VGS,rec=0 V, stress duration 10 seconds, ISD=50 mA (b) Evaluation of the self-
heating during NBTI evaluation. VGS,stress= -16 V, VGS,rec=0 V, stress duration 10 seconds, ISD=50 mA
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V. CONCLUSION
Threshold voltage shift from BTI is now a critical reliability
concern in SiC power MOSFETs. The standard methods of
assessing BTI in silicon MOSFETs are not applicable in SiC
MOSFETs. The reduced oxide reliability in SiC and the need
for negative gate biasing during turn-OFF means VTH shift is
more critical. Furthermore, the process of characterizing VTH
after the high voltage stress test may alter the extent of VTH shift
thereby underestimating its extent. This problem is critical in
high power applications that use parallel power devices where
unsynchronized switching due to non-uniform VTH drift can
cause catastrophic failure from current hugging. This paper has
introduced a novel method of monitoring threshold shift from
BTI using the body effect in SiC power MOSFETs. The body
effect is particularly evident in SiC MOSFETs because of the
high body diode forward voltage and low threshold voltage
compared to silicon. Hence, the 3rd quadrant voltage drop is
sensitive to the gate voltage bias and by implication, the
threshold voltage. By using a low sensing current through the
body diode during the VGS stress and relaxation phase, the 3rd
quadrant forward voltage can be used as an indicator for the
threshold voltage shift, similar to how the forward voltage is
used as a temperature indicator (TSEP). Using this method
during qualification of power devices under HTGB will show
the true behavior of the threshold voltage since it can assess VTH
shift and recovery in-situ without altering it. As VSD is also
affected by temperature, it is important to define measures to
avoid the self-heating of the device during the tests, in order to
consider the shift of VSD caused only by BTI.
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